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[57] ABSTRACT
A four-phase logic system is provided which includes
at least four logic networks connected in parallel be-
tween a single power line and a reference potential. A
four-phase clock generator generates four distinct
clock signals from a single-phase clock input at data
rate. Each logic network comprises a pair of comple-
mentary metal-oxide-semiconductor integrated tran-
sistors (CMOST). Each metal-oxide-semiconductor
transistor (MOST) in the pair is responsive to a clock
signal which turns the transistor ON or OFF. In each
network there is also at least one MOST which is re-
sponsive to a logic signal. The logic transistor is con-
nected in cascade with the pair of CMOSTs. A stray
capacitance which serves as a storage capacitor be-
tween the junction of the pair of transistors and a ref-
erence potential provides an output signal dependent
upon the applied clock signals and the incoming logic
signal.
i
3 Claims, 11 Drawing Figures
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FOUR-PHASE LOGIC SYSTEMS FIG. 2 shows a modified embodiment of a logic net-
work; '
ORIGIN OF THE INVENTION ^^ a b'°ck rePresenta<ion of a four-Phase clock
The invention described herein was made in the per- 5 FIG. 4 represents typical wave forms of the four pha-
formance of work under a NASA contract and is sub- ses obtained from the generator of FIG. 3;
ject to the provisions of Section 305 of the National FIG. 5 shows a preferred embodiment of a clock gen-
Aeronautics and Space Act of 1958, Public Law erator for producing the desired phases;
85-568 (72 Stat. 435; 45 U.S.C. 2457). FIG. 6 shows a typical CMOST inverter of a type
10 which can be used in the generator shown in FIG. 5;
BACKGROUND OF THE INVENTION
 FIG 7 depicts the input and output waveforms of the
MOST integrated micro circuits are highly desirable generator shown in FIG. 5;
because they allow high-component packing density on FIG. 8 is a logic gate network with the generator
a single chip. P-channel, MOST, four-phase logic net- shown in FIG. 5 for producing the desired phase signals
works are known. Such prior art four-phase logic net- 15 from the clock signals;
works require for their operation a four-phase clock FIG. 9 depicts the input and output waveforms from
generator driven by at least two, single-phase, clock tne gate network shown in FIG. 8; and
signals at the data rate. Consequently, such prior art FIGS- 10 and " are' respectively, similar to FIGS. 8
four-phase circuits cannot be used as sub-assemblies in and 9 but for a different input clock signal,
such logic systems which cannot accommodate a four- 20 Referring now to FIG. 1, there is shown a four-phase
phase clock generator requiring two or more clock in- '°g'c system emptying MOSTs and CMOSTs. The four
puts. Known, P-channel, four-phase logic circuits also Phases or clock Pulses are herein referred to as the <£„
have the further disadvantage of requiring two distinct *" &> and *< Phases- The Present invention is particu-
power supply voltages. Since bi-polar logic employs „ lar|y concerned with a system 10 using four basic logic
only a single supply voltage, it is apparent that the re- 25 networks or elements 12-15, each logic element em-
quirement for two power supply voltages makes it P1^ aPal^ °f opposite polarity MOST s known as
rather difficult to interface conventional bi-polar logic P-channel and N-channel. Networks 12-15 are herein
systems with four-phase logic systems. referred to as ™ES 1-4, respectively. Each of the
It is therefore an object of the present invention to
 30 ^elements 12-15 comprises at least three MOSTs
overcome the above-described and other apparent 3° Q,^, and each logic element stores its infonnation in
drawbacks of known four-phase MOST logic systems. he f3? capacitances of the MOSTs which are lumped
for the sake of the drawing into a single storage capaci-
tor designated as C and followed by an appropriate sub-
SUMMARY OF THE INVENTION script corresponding to the number of the particular
The objects of the invention are accomplished by TYPE of logic element . . . . . . .
.
 J
 . . . , , . " . ..•' Logic systems of the kind to which this invention re-generating the required four-phase on a single chip * Jarticu,ar, ad ted for integrated circuits in
from a single phase clock at the data rate. Accordingly,
 which c^idera,/e nu£bel of logicBfunctions can be
this invention makes possible CMOST logic .mplemen-
 rformed b a si ,e jnt d dr
6
cuit unk or chj As
tation with a single standard bi-polar logic voltage sup- 40 Jreviously mentioned, this invention makes it possible
ply. Hence, the invention can be easily interfaced with £ ^
 f hase , ic tems on si ,e ^  and
b.-polar logic, MOST static logic and MOST two- ^
 chj can ^ be
Bjnteyrcorinected with different
phase logic. The invention can also be used to replace
 kinds of , jc e,ements Qr s mounted Qn other
directly logic sub-assemblies in systems designed for
 chi jn whjch itors are used as the me stor.
other logic types. In the invention, the CMOST semi- 45
 age eiernents
conductor devices act as switches to charge and dis-
 Each ,ogic TYPE cornprises a logic MOST connected
charge their storage capacitors in the desired sequence
 in series wkh a pair of MOSTs of opposite polarity, that
of operation. js wifa a pajr of complementary MOSTs herein called
In a preferred embodiment, the four-phase logic sys- CMOSTs. Each CMOST receives one clock pulse or
tern itself includes at least four logic networks con- 50.
 phage an(j each consecutive pair of CMOST's receives
nected in parallel between a single power line and a ref-
 the same pnase As previously mentioned, there are
erence potential. A four-phase clock generator gener- four phases 4>,-4>4, and the junction between the two
ates four distinct clock signals from a single-phase CMOSTs can provide on an output lead an output
clock input at data rate. Each logic network comprises
 puise for each logic TYPE. The stray capacitance of
a pair of CMOSTs. Each MOST in the pair is respon- " the chip between the output lead and ground store the
sive to a clock signal which turns it ON or OFF. In each iogjc information in the logic TYPE,
network there is also at least one additional logic • More specifically, TYPE 2 logic element comprises
MOST, responsive to a logic signal, which is connected jn a simplified embodiment three MOSTs Q,-Q3 with
in cascade with the pair of CMOSTs. A storage capaci- Q2-Q3 forming the CMOST pair and Q, receiving a LO-
tance between the junction of the pair of CMOSTs and °° GIC2 input at 9. The TYPE 2 logic element is con-
a reference potential provides an output signal depen- nected between a reference potential 2, typically
dent upon the applied clock signals and the incoming ground, and a power supply BUS 7 maintained at +V,,,,.
logic signal. The stray capacitance 8 is represented as a capacitor C2
RRIFF nFSPRIPTION OF THE DRAWINGS 65 connected between ground and the output lead OUT2,BRIEF DESCRIP1 ION Uh I Ht UKAWINGS "
 at the junction of the CMOST pair. MOST Q2 receives
FIG. 1 shows a four-phase logic system including four a phase or clock pulse </>2 at 4 and MOST Q3 receives
distinct types of logic networks; a clock <J>, at 3.
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The TYPE 3 logic element similarly includes three ation of the inputs to the gate network 39, shown in
MOSTs Q4-Q6 with the logic receiving MOST being Q6. FIG. 10, that in the case of a symmetrical one-phase
It will be noted that Q4 in TYPE 2 and Q2 in TYPE 3 input clock, only four CMOST inverter stages are re-
receive the same clock (f>2. In the TYPE 4 logic ele- quired instead of the minimum seven such stages previ-
ment, the logic receiving MOST is Q7, and in the TYPE 5 ously specified for the case of an asymmetrical one-
1 the logic receiving MOST is Q,2: With one logic re- phase input clock, as shown in FIG. 5.
ceiving MOST, a logic input A becomes an output A. After having explained the manner of constructing
the four-phase clock generator 20 (FIG. 2) on the same
In FIG. 2 is shown a variation of the TYPE 2 logic el- chip with the logic system 10 (FIG. 1), there will now
ement in which three transitors ds-Qis are substituted 10 be described the operation of system 10 together with
for the single logic transitor Q,. Transitors Qi3-0i5 re- the waveforms depicted in FIG. 4.
spectively receive logic inputs C, A, and B and provide Capacitor C2 is charged and discharged through
an output AB+C. It will therefore be apparent that CMOSTs Q2-Q3. During time interval T,-T2, the appli-
more than three MOSTs can substitute for each logic
 catjon of ciock ^ causes Q3 to switch ON since <£, is
transistor to accommodate more complex logic inputs. 15
 at ground potential, while 02 remains OFF. Capacitor
C2 charges to the supply potential Vda through MOST
Referring now to FIGS. 3 and 4, there is shown a Q3 After time Ti> MOST Q3 is switched OFF by </>, and
four-phase clock generator 20 receiving a one-phase
 capacitor C2 stores its potential. During time interval
clock input on line 22 and providing four output clocks y^
 is switched ON by <J>2. Depending on the LO-
or phases $,-$« such as are needed for the logic system 20 ^
 input MQST Qj wil, ^  switched either ON or
10 of the invention shown in FIG. 1. A one-phase clock
 OFF If the )ogic input ^ a ONE Qi win turn ON
input is illustrated in FIG. 4 as being a repetitive rectan-
 thereby completing a path to ground through O2, and
gular wave which starts at T,. The clock *, is at the sup-
 capacitor c2 will discharge to ground potential. On the
ply potential at time T, at which time it changes to zero
 Qther hand ;f the , jc . ^ a ZERO Q wil, switch
potential and remains at zero potential unt.l t,meT2 at 25 QFF and ^ remain ^ ^ ^^ .^^
which time it returns and remains at the supply poten-
 tion jn acitor c is available for readout from time
tial for the duration of the period of the one-phase T to time T
clock input The clocks ^relative to the clock <*>, Vhus it will be appreciated that C2 in the TYPE 2
are depicted m FIG. 4. The width of each clock is such ,
 dement js £ d duri c,ock ^ it is evalu.
as to allow sufficien time for charging and discharging 30 » H s
 auowedlo remain the
of capacitors Q-C4 (FIG. 1). The total width ofall four ^ d c,ock & ^^
clocks in the time domain is less than the time period , . , ° . , , - ; . . , . . , , . ...
of the one-phase clock input on line 22. Also the clock dunnf *° and *«' C> wl" af !n bef P«charged at the
pulses are displaced in the time domain so as not to "e,xt *>• fc' U can be stated therefore tha< th,f TYPE
overlap. It should now be apparent that since the four " 2 logic element-operates as an inverter which, is pre-
required phases are generated from a single one-phase char8ed dur'n8 tlme 'n^va! T'7T" eva'uat«d dunn8
clock input, the clock generator 20 and the four-phase '" i^^ Ji' ,and valld dunn8 lnterval TrT«-
logic system 10 can be fabricated on a single chip. The TYPE 3 log|c element °Perates ln a simllar ma"-
In FIG. 5 are shown seven CMOST inverters con- ""^cf'^  °31S char(?ed and discharged throu8h
nected in cascade. The input signal is designated as S, 40 CMOSTs Q4-Q5 during time interval T3-T4, Q4 is
and each output signal is designated with an appropri- switched ON by fe at +Vdd, while 05 remains OFF
ate subscript to indicate its position in the chain. An as- smce ^ ls also at +v*f- Thus C3 IS charged to ground
terisk following an output designates that the output is potential.
not a true inverse of the input but is delayed therefrom After tlme T<- °-< 1S switched OFF and C3 stores its
by a finite time interval which depends on the particu- 45 8round potential. During time interval T5-T6, Q5 is
lar inverter's propagation characteristics. switched ON by <j>3 at ground potential. Depending on
FIG. 6 shows a typical CMOST inverter of a type the LOGIC3 input to Q6, C3 will remain at ground po-
which can be used to form the cascade of inverters tential for a ONE '"Put which effectively holds Q6 OFF,
shown in FIG. 5. or ^-sw'" cnarge to +Vdd for a ZERO logic input which
The preferred circuit used in the four-phase clock 50 t"ms Qe ON and completes a path to +Vdd through Q5
generator 20 will now be described with reference to an<J Qs-
FIGS. 5-9. The potential on C3. provides OUTPUT3, and from
In FIG. 7 are represented thejnputwaveform S, and time interval Tg-T,, both Q4 and Qs are OFF, thereby
the resulting output waveforms S,* - S4* obtained from isolating the information on C3. OUTPUT3 is valid for
the series of inverters shown in FIG. 5. readout during T«-Tn, thus, the TYPE 3 network also
To obtain the desired clock signals, the input and the operates as an inverter which is precharged during in-
output pulses from the inverters of FIG. 5 are applied terval Ts-T4, evaluated during interval T5-T6, and valid
to a gate network 29 comprising four logic gates 30-33 during interval Te-T,,.
including a pair of AND gates and a pair of NAND .0 It will be noted that the TYPE 4 logic element is simi-
gates, as shown iii'FIG. 8. lar to the TYPE 2 logic element. The TYPE 4 logic ele-
FIG. 9 represents the output waveforms from and the ment operates as an inverter which is precharged dur-
input waveforms Si into gate network ,29. It will be ing time interval Ts-Te, evaluated during interval
noted that the input waveform Si is an asymmetrical Tr-T8, and valid during interval Tg-Ti3. It will also be
one-phase input clock.
 65 noted that the TYPE 1 and TYPE 3 logic elements are
FIGS. 10 and 11 are similar to FIGS. 8 and 9, respec- similar. TYPE 1 operates as an inverter which is pre-
tively, except that the input clock signal is a symmetri- charged during interval Tr-Tg, evaluated during inter-
cal one-phase clock. It will be noted from a consider- val T9-Ti0, and valid during interval TIO-T,5.
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While the logic networks 12-15 shown in FIG. 1 op-
erate as simple inverters, they are also capable of per-
forming more complex logic functions by replacing the
single logic MOST such as Q, or Q6, etc., in each of
logic networks 12-15 with a more complex MOST 5
logic circuit, for example as depicted in FIG. 2, wherein
is shown a TYPE 2 logic element for generating an out-
put AB+C.
As shown in FIG. 2, C2 is charged to the supply volt-
age V<id during the time interval T,-T2. Depending on 10
the state of the logic inputs A, B and C during time in-
terval T3-T4, Q13, Q,4, and 0,5 will be switched either
ON or OFF. To discharge C2, either Q,3 alone must be
ON or 0,4 in series with Q,5 must be ON. All three
MOST's Q,3-0,5 are operative during the evaluation 15
interval T3-T4 when Q2 is ON. In sum, capacitor C2 dis-
charges for AB+C and a ZERO output represents the
complement of AB+C that is AB+C.
Other logic functions may be synthesized using com-
binations of MOSTs as necessary. It will be noted that 20
the combination shown in FIG. 2 produces the NOR
function as well as the NAND function. Extensions of
the simple circuit of FIG. 2 can produce most logic
functions which may be desired in practice.
It will be appreciated that in using complementary 25
MOST four-phase logic, successive phase intervals are
used to precharge and evaluate a logic element TYPE.
The output of a particular logic element TYPE is valid
for the next two clocks. The clocks are so arranged that
only one logic element is evaluated during each phase. 30
The TYPE 1 logic element is evaluated during fa,
TYPE 2 during fa, TYPE 3 during fa, and TYPE 4 dur-
ing fa.
Thus the output of a specified logic element TYPE
can be applied to the inputs of two logic element 35
TYPES. For example, a TYPE 1 logic element can be
used to provide an input to a TYPE 2 or a TYPE 3 logic
element. A TYPE 2 can be used to provide an input to
a TYPE 3 or a TYPE 4. A TYPE 3 can be used to pro-
vide an input to a TYPE 4 or a TYPE 1, and a TYPE 40
4 can be used to provide an input to a TYPE 1 or a
TYPE 2.
Referring to the operation of the inverter network
shown in FIG. 5 and the phase generating logic of FIG.
8 and for an asymmetrical 1-phase input clock S,, fa is 45
generated from this single phase input by the logic
function 4>,=S,S,* where S, and S,* are slightly delayed
by the propagation time_of the inventor. Clock <£, is
false only if both S, and S,* are true, a condition which
exists only during the_delay interval after S, becomes 50
true. Similarly; </>2=S2S2* and is true only during the
delay interval after S2 becomes true. Similarly, fa is
false only during the delay interval after S3 becomes
true, and fa is true only during the delay interval after
S4 becomes true. FIG. 9 shows the waveforms of the 55
input and outputs.
For a symmetrical one-phase input clock and the
phase generating logic as shown in FIG. 10, the logic
functions for <£, and fa are the same as previously de-
scribed. However, fa and fa are now generated for the 60
other half cycle of the one-phase input by functions
fa= S,* S2 and fa = S2 S3.
_In this case, fa is false only for the delay interval after
S2* becomesjrue. Also, fa is true only for the delay in-
terval after S2* becomes true. FIG. 11 shows the wave- 65
forms of the input and output for the symmetrical one-
phase input.
It will be appreciated that the above described em-
bodiments are for specific logic implementation and
are only illustrative of the principles of the invention.
Persons skilled in the art may effect various modifica-
tions without departing from the spirit and scope of the
invention as defined in the claims attached hereto.
What is claimed is:
1. A four-phase logic system comprising:
at least four logic networks connected in parallel be-
tween a voltage source and a reference potential;
each said logic network including a pair of CMOSTS,
and a logic MOST circuit connected in series with
the pair of CMOSTS, and wherein each said pair
comprises a P type conductivity transistor and an
N type conductivity transistor with their conduc-
tive paths in series connection adjacent series
CMOST pairs and logic MOSTS alternating in posi-
tion in said series between said voltage source and
said reference potential,
a four-phase clock generator adapted to generate a
four-phase clock waveform signal from a single
phase input clock waveform signal,
each said CMOST in each pair of CMOSTS being re-
spectively coupled to adjacent phases of said clock
generator which turns it ON and OFF.
each said logic MOST circuit being responsive to a
logic input signal, and
each junction terminal between each pair of
CMOSTS constituting an output terminal for its as-
sociated logic network with the stray capacitance
between said junction terminal and the reference
potential constituting a storage means for storing
the desired logic output of said associated logic
network where it is available for readout from said
output terminal.
2. A four-phase logic system as defined in claim 1
wherein first and second phases of said clock generator
output are coupled to different control electrodes of
the pair of said CMOSTS in the first of said logic net-
works,
second and third phases of said clock generator outr
put are coupled to different control electrodes of
the pair of said CMOSTS in the second of said logic
networks,
third and fourth phases of said clock generator out-
put are coupled to different control electrodes of
the pair of said CMOSTS in the third of said logic
networks, .
and said first and fourth phases of said clock genera-
tor output are coupled to different control elec-
trodes of the pair of said CMOSTS in the fourth of
said logic networks.
3. A four-phase logic system as defined in claim 2
wherein an electrode of the serially connected pair of
CMOSTS of said first logic network and said third logic
network are coupled directly to said voltage-source in
a conductive path therewith and said voltage source is
coupled directly to an electrode in the conductive path
of a logic MOST in the logic MOST circuit of said sec-
ond logic network and to an electrode in the conduc-
tive path of the logic MOST circuit of said fourth logic
network.
